Direct Transistor Level Layout for Digital Blocks

Algorithms that ignore these shape-level issues suffer the consequences when thousands of devices are poorly packed. The approach described in this book can pack devices much more densely than a typical cell-based layout.

Direct Transistor Level Layout for Digital Blocks

Author: Prakash Gopalakrishnan

Publisher: Springer Science & Business Media

ISBN: 9781402080630

Page: 125

View: 584

Cell-based design methodologies have dominated layout generation of digital circuits. Unfortunately, the growing demands for transparent process portability, increased performance, and low-level device sizing for timing/power are poorly handled in a fixed cell library. Direct Transistor-Level Layout For Digital Blocks proposes a direct transistor-level layout approach for small blocks of custom digital logic as an alternative that better accommodates demands for device-level flexibility. This approach captures essential shape-level optimizations, yet scales easily to netlists with thousands of devices, and incorporates timing optimization during layout. The key idea is early identification of essential diffusion-merged MOS device groups, and their preservation in an uncommitted geometric form until the very end of detailed placement. Roughly speaking, essential groups are extracted early from the transistor-level netlist, placed globally, optimized locally, and then finally committed each to a specific shape-level form while concurrently optimizing for both density and routability. The essential flaw in prior efforts is an over-reliance on geometric assumptions from large-scale cell-based layout algorithms. Individual transistors may seem simple, but they do not pack as gates do. Algorithms that ignore these shape-level issues suffer the consequences when thousands of devices are poorly packed. The approach described in this book can pack devices much more densely than a typical cell-based layout. Direct Transistor-Level Layout For Digital Blocks is a comprehensive reference work on device-level layout optimization, which will be valuable to CAD tool and circuit designers.

Related Books:

Direct Transistor-Level Layout for Digital Blocks
Language: un
Pages: 125
Authors: Prakash Gopalakrishnan, Rob A. Rutenbar
Categories: Technology & Engineering
Type: BOOK - Published: 2006-01-16 - Publisher: Springer Science & Business Media

Cell-based design methodologies have dominated layout generation of digital circuits. Unfortunately, the growing demands for transparent process portability, increased performance, and low-level device sizing for timing/power are poorly handled in a fixed cell library. Direct Transistor-Level Layout For Digital Blocks proposes a direct transistor-level layout approach for small blocks of
Direct Transistor-level Layout For Digital Blocks
Language: un
Pages:
Authors: Prakash Gopalakrishnan, Rob A. Rutenbar
Categories: Science
Type: BOOK - Published: 2004-05-01 - Publisher:

Books about Direct Transistor-level Layout For Digital Blocks
Proceedings of Technical Papers
Language: en
Pages:
Authors: Prakash Gopalakrishnan, Rob A. Rutenbar
Categories: Integrated circuits
Type: BOOK - Published: 2005 - Publisher:

Books about Proceedings of Technical Papers
Dissertation Abstracts International
Language: en
Pages:
Authors: Prakash Gopalakrishnan, Rob A. Rutenbar
Categories: Dissertations, Academic
Type: BOOK - Published: 2003 - Publisher:

Books about Dissertation Abstracts International
Synthesis for Nanometer Technologies
Language: en
Pages: 312
Authors: Rupesh Subhashchandra Shelar
Categories: Dissertations, Academic
Type: BOOK - Published: 2004 - Publisher:

Books about Synthesis for Nanometer Technologies