Functional Verification of Programmable Embedded Architectures

This book presents a top-down validation methodology that complements the existing bottom-up approaches.

Functional Verification of Programmable Embedded Architectures

Author: Prabhat Mishra

Publisher: Springer Science & Business Media

ISBN: 9780387261430

Page: 180

View: 402

Validation of programmable architectures, consisting of processor cores, coprocessors, and memory subsystems, is one of the major bottlenecks in current System-on-Chip design methodology. A critical challenge in validation of such systems is the lack of a golden reference model. As a result, many existing validation techniques employ a bottom-up approach to design verification, where the functionality of an existing architecture is, in essence, reverse-engineered from its implementation. Traditional validation techniques employ different reference models depending on the abstraction level and verification task, resulting in potential inconsistencies between multiple reference models. This book presents a top-down validation methodology that complements the existing bottom-up approaches. It leverages the system architect’s knowledge about the behavior of the design through architecture specification using an Architecture Description Language (ADL). The authors also address two fundamental challenges in functional verification: lack of a golden reference model, and lack of a comprehensive functional coverage metric. Functional Verification of Programmable Embedded Architectures: A Top-Down Approach is designed for students, researchers, CAD tool developers, designers, and managers interested in the development of tools, techniques and methodologies for system-level design, microprocessor validation, design space exploration and functional verification of embedded systems.

Related Books:

Functional Verification of Programmable Embedded Architectures
Language: un
Pages: 180
Authors: Prabhat Mishra, Nikil D. Dutt
Categories: Computers
Type: BOOK - Published: 2005-07 - Publisher: Springer Science & Business Media

Validation of programmable architectures, consisting of processor cores, coprocessors, and memory subsystems, is one of the major bottlenecks in current System-on-Chip design methodology. A critical challenge in validation of such systems is the lack of a golden reference model. As a result, many existing validation techniques employ a bottom-up approach
Functional Verification Of Programmable Embedded Architectures
Language: un
Pages: 180
Authors: Mishra Prabhat Et.Al
Categories: Computers
Type: BOOK - Published: 2007-12-01 - Publisher:

Books about Functional Verification Of Programmable Embedded Architectures
American Book Publishing Record
Language: en
Pages:
Authors: Mishra Prabhat Et.Al
Categories: American literature
Type: BOOK - Published: 2003 - Publisher:

Books about American Book Publishing Record
The British National Bibliography
Language: en
Pages:
Authors: Arthur James Wells
Categories: Bibliography, National
Type: BOOK - Published: 2005 - Publisher:

Books about The British National Bibliography
IEEE International High-Level Design Validation and Test Workshop
Language: en
Pages:
Authors: Arthur James Wells
Categories: Computer software
Type: BOOK - Published: 2002 - Publisher:

Books about IEEE International High-Level Design Validation and Test Workshop